Publications in collaboration with researchers from Universitat de València (1)

2025

  1. Comparing Portability of FPGA High-Level Synthesis Frameworks in the Context of a Highly-Parallel Application

    IEEE Access, Vol. 13, pp. 50394-50410